Increase minimal trace clearance to .5

This commit is contained in:
Thomas Schwery 2018-03-15 21:59:07 +01:00
parent 29ab240f2b
commit ce1c13062b
2 changed files with 2191 additions and 3830 deletions

File diff suppressed because it is too large Load diff

View file

@ -1,5 +1,4 @@
EESchema Schematic File Version 4
LIBS:keyboard_pcb-cache
EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
@ -2897,13 +2896,13 @@ Wire Wire Line
12850 9300 13950 9300
Wire Wire Line
12850 9750 13950 9750
Text Label 2350 4350 0 50 ~ 0
row0
Text Label 2350 4450 0 50 ~ 0
row1
row0
Text Label 2350 4550 0 50 ~ 0
row2
row1
Text Label 2350 4650 0 50 ~ 0
row2
Text Label 2350 5050 0 50 ~ 0
row3
Text Label 2350 4750 0 50 ~ 0
row4
@ -2933,7 +2932,7 @@ Text Label 2350 4950 0 50 ~ 0
col11
Text Label 2350 4850 0 50 ~ 0
col12
Text Label 2350 5050 0 50 ~ 0
Text Label 2350 4350 0 50 ~ 0
col13
Text Label 2350 6850 0 50 ~ 0
col14